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FIELD OF THE INVENTION
This invention relates to decimation filters, and more particularly, to decimation filters such as for use with sigma-delta modulators.
BACKGROUND OF THE INVENTION
Several conflicting objectives are present in the field of high performance data acquisition for electrical power mea surement, metering, and management. A first objective is high data resolution. The availability of high resolution analog-to-digital conversion methods, such as with sigma delta modulators, combined with the power of state of the art digital signal processors provides the capability to achieve significant levels of accuracy. Thus, complex signal process ing may be performed on precise data using conventional signal processing architectures. However, a second objective is increased signal processing bandwidth. An inherent ten sion exists between these two objectives in that increasing bandwidth typically occurs at the expense of data resolution. Yet, a third objective is compactly integrated or electronic circuitry that requires less power to operate. A need thus exists for a decimation filter having the capability to balance high data resolution demands against large bandwidth demands, as desired for power measurement, metering, and management systems, while having the size and power requirements of a conventional electronic or integrated circuit component.
It is further desirable to provide a decimation filter with improved normalization or scaling characteristics in order to improve data access speed and minimize filter circuitry complexity. U.S. patent application Ser. No. 08/025,456 by J. E. Krisciunas et al, filed Mar. 3, 1993 , assigned to the assignee of the present application and herein incorporated by reference, describes a technique which, although effec tive in providing suitable normalization for a desired deci mation ratio, employs relatively complex synchronous con version on the filter output signals. The technique described therein uses a parallel-to-serial (PISO) converter and/or tapped delays which, in general, are not suitable for asyn chronously reading out filter output signals for any addi tional signal processing. The present invention advanta geously provides a coefficient generator having the capability of providing coefficient signals with variable scaling. In accordance with another objective of the present invention, an overflow detector is employed in the decima tion filter to detect and comet any overflow condition which can occur under predetermined conditions. As described in U.S. patent application Ser. No. 08/025,456 by J. E. Kri sciunas et al., one way to avoid the overflow condition is to modify the ideal response of the filter. In general, this modification results in a slight alteration in the magnitude response of the decimation filter realization which can introduce substantial distortion at relatively low decimation ratios. Thus, there is a need to provide a decimation filter in 
SUMMARY OF THE INVENTION
Generally speaking, the present invention fulfills the foregoing needs by providing a decimation filter for filtering at least one externally derived stream of quantized electrical signals having a predetermined rate. The filter comprises a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate normal ized coefficient signal at each respective one of a plurality of output ports. An accumulator is coupled to the coefficient generator to receive each normalized coefficient signal gen erated therein. The accumulator receives the stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals. An over flow detector is coupled to the accumulator to detect any overflow condition arising in the accumulator.
A method for decimation filtering at least one stream of externally derived binary signals in accordance with the invention comprises the steps of: generating a predetermined sequence of normalized coefficient signals in response to a set of externally derived decimation-rate select signals; receiving the externally derived stream of binary signals; masking the received externally derived stream of binary signals with the predetermined sequence of normalized coefficient signals; and accumulating the masked signals to provide a filtered signal. The step of generating the prede termined sequence of normalized coefficient signals may comprise the steps of generating N counter signals wherein N is a predetermined integer chosen so that 2 constitutes an upper decimation ratio bound of the decimation filter; and generating N+S-1 normalized signals upon predeterminedly shifting and zero-filling respective ones of the generated N counter output signals, wherein S is a predetermined integer less than N corresponding to a number of selectable deci mation ratios provided by the decimation filter and chosen so that 2''' constitutes a lower decimation ratio bound of the decimation filter.
BRIEF DESCRIPTION OF THE DRAWINGS
The subject matter regarded as the invention is particu larly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with further objects and advantages thereof, may best be under stood by reference to the following detailed description when read with the accompanying drawings in which:
FIG. 1 is a block diagram of one embodiment of a sigma-delta modulator such as may be incorporated in an analog-to-digital converter having a decimation filter which has a selectable decimation ratio capability in accordance Nyquist theorem. These coarse samples are subsequently low-pass filtered by decimator 720 to produce high-resolu tion samples at or above the Nyquist rate of the input signal of the modulator.
As illustrated, modulator 710 includes negative feedback to node 810, which is coupled to the input of an integrator 820, the output of which is coupled to the input of a Q-bit analog-to-digital converter 760. The output of analog-to digital converter 760 is coupled to a Q-bit digital-to-analog converter 800, the output of which is coupled to node 810. An analog input signal applied to terminal 790 is sampled by a sampling device 780, illustrated as a single-pole single throw switch, at a rate f much higher than the Nyquistrate. These samples are compared to a Q-bit estimate of the input signal provided by digital-to-analog converter 800, using the difference signal at node 810. The difference, or error signal, produced at node 810 is integrated by integrator 820, then quantized by Q-bit analog-to-digital converter 760 to pro duce the Q-bit estimate of the input signal at terminal 795 which is supplied to the input port of digital-to-analog converter 800 and a decimator 720. The combination of feedback and error-signal integration serves to shape the spectrum of the quantization noise such that it may be more completely removed by the low-pass filtering. The effec tiveness of the noise shaping is improved when the number of integrators in the feedback loop (i.e., the order of the modulator) increases, but serious stability problems are encountered for modulators of order greater than two.
As illustrated in FIG. 1 , the decimator comprises a digital low-pass filter 730 followed by signal sampling device 740, shown as a single-pole single throw switch, to provide a discrete output signal at anode or terminal 750. This filtering and decimation results in a large fraction of the quantization noise being removed to thereby provide a high resolution output signal. Nonetheless, it will be appreciated that the resolution is gained by having a throughput much lower than the initial sampling rate, f. The ratio of the initial sampling rate to the modulator conversion rate is typically referred to as the oversampling ratio R of the modulator. As described in "A Comparison of Modulation Networks for High-Order Oversampled S D Analog-to-Digital Converters," IEEE Transactions On Circuits and Systems, Vol. 38, pp. 145-159, by D. B. Ribner, published in February 1991 , and herein incorporated by reference, the resolution (bits) of such an analog-to-digital conversion is governed by the number of quantization bits Q, the oversampling ratio R, and the order of the modulator, L, in accordance with the following expression:
This expression may be derived from a linear approximation to the modulator and by assuming an ideal lowpass filter. Equation (1) shows, in essence, that each time the oversam pling ratio R is doubled, resolution is improved by L-4 bits. Equation (1) may be evaluated for a first order modulator for various oversampling ratios. It will be appreciated that in accordance with equation (1) above, the higher the over sampling ratio the greater the corresponding number of bits, given a predetermined order for the sigma-delta modulator. For some applications, use of a one-bit quantizer may be desirable. One advantage of such a quantizer is that it may avoid harmonic distortion or other nonlinearities typically associated with multiple bit quantizers. In contrast with multiple bit quantizers, a one-bit quantizer is inherently linear because its output signal takes on one of two distinct values and, thus, determines a straight line. A sigma-delta
+log2 (20) 5,548,540 5 modulator using a one-bit quantizer has been analyzed in "A Use of Limit Cycle Oscillations to Obtain Robust Analog to-Digital Converters," IEEE Transactions on Communica tions, COM-22(3), pp. 298-305, by J. C. Candy, published in March, 1974, and herein incorporated by reference. Equation 2 below provides q(nt), the nth quantized signal, where t represents the cycle period:
The quantization represented by the addition of an error, e, is assumed to be uncorrelated to the input signal, X. Because q(t) is a sampled function, its integral may be expressed as a summation, which may be rearranged and divided by R, the number of cycles in a sample time, providing equation 3 below.
Equation 3 indicates that the average quantization error will be R times smaller than the "coarse' quantizer error. Thus, high resolution may be obtained by repeated feedback with a sufficiently large R. As previously discussed, an oversampling modulator shapes the spectrum of the quantization noise such that most of the noise energy is allocated to high frequencies. This is illustrated in FIG. 3 , which is a plot of the simulated quantization noise spectral density of a third-order, one-bit sigma-delta modulator, a first-order modulator is qualita tively similar. The highest frequency illustrated, bin number 16000, corresponds to f/2. Since the decimator filters quantization noise energy between f/2R and f/2, then reduces the sampling rate to f/R, a trade-off exists between resolution and sampling rate which may be controlled by adjusting parameter R.
One embodiment of a decimation filter is a rectangular window filter. This conventional type of lowpass filter offers simplicity. Rectangular window filtering performed in the time domain has the frequency response of a sinc function. For a window of duration or length t, the frequency response Despite the simplicity of a rectangular window decima tion filter, a "sharper' cutoff in the frequency domain may be achieved by using higher order filtering. One such embodi ment is the so-called double interpolation filter in which the cutoff is sharper and stopband attenuation is increased in comparison with the rectangular window. One advantage of such a filter is that it reduces the amount of noise "leaking" through the stopband and thus aliased back into the base band following decimation. One embodiment of a double interpolation filter is the triangular window, having a fre quency response of sinc', such as described in the afore mentioned Candy paper and in "Using Triangularly Weighted Interpolation to Get 13-Bit PCM from a Sigma Delta Modulator." IEEE Communications, Com. 24, pp. 1268-1275, by J. C. Candy, Y. C. Ching, and D. S. Alex ander, published in November, 1976 and herein incorporated by reference. Thus, for a filter of length t, the frequency response is sinc'(f-t/2) with the first zero at f=2/t. It will now be appreciated that to maintain the first zero at the decima tion frequency, the filter length for this particular embodi ment becomes doubled. Thus, t-2R/f places zero fre quency response at the conversion rate f/R . FIG. 7 illustrates the frequency response of a first order rectangular filter of length t-16 and a second order triangular filter of length 2t=32, demonstrating that a sharper cutoff and improved stopband attenuation are achieved by the second order filter.
FIG. 4 illustrates one embodiment of a decimation filter having a selectable decimation ratio in accordance with the present invention. As used herein the expression "decima tion ratio' refers to the reduction or down-conversion factor in sampling rate provided by the decimation filter. In par ticular, coefficient generator 10 is designed to provide a separate normalized coefficient signal at each of a plurality of output ports in response to a set M of externally derived decimation-ratio select signals 11. A multi-bit accumulator 100 is coupled to generator 10 to receive the normalized coefficient signals 12. Accumulator 100 also receives a stream of quantized or binary signals 14 from modulator 710, for example (FIG. 1) . Normalization is desirable because depending on the decimation ratio selected, the output signals of the filter will be provided in binary multiples for the same modulator input signals, i.e., without suitable normalization for any given decimation ratio selected, a user will not be able to properly interpret the correct value for the filtered signals produced by the deci mation filter. In accordance with another advantage of the present invention, an overflow detector 200 is coupled to accumu lator 100 to detect and correct any overflow condition which may occur in the accumulator under predetermined condi tions. The overflow condition arises whenever the modulator output signal is at full scale, that is, during a predetermined triangular "window" the modulator supplies a stream of quantized signals, each having a binary value of "ONE', and consequently the summing or accumulating capacity of the accumulator is exceeded when the modulator output signal is at full scale. As described in U.S. patent application Ser. No. 08/025,456 by J. E. Krisciunas et al, one way to avoid the overflow condition is to always reduce the triangular "window" count by one, for example, by dropping the next to last coefficient of the triangular "window'. This modifi cation results in a slight alteration in the magnitude response of the decimation filter realization which can introduce substantial distortion at relatively low decimation ratios.
Because of overflow detector 200, the decimation filter is no longer subject to the above-described modification to its triangular window and consequently, regardless of the selected decimation ratio, the magnitude response remains The inverter output signals are coupled to a normalizer circuit 400 which, in response to set M of decimation-ratio select signals, provides the separate normalized coefficient signal at each respective one of N+S-1 normalizer output ports. Letter S represents a predetermined integer less than N corresponding to the number of selectable decimation ratios provided by the decimation filter and chosen so that 2''' constitutes a lower decimation ratio bound of the decimation filter. It will be appreciated that the N+S-1 normalizer output ports comprise the plurality of output ports of coefficient generator 10. A suitable roll-over reset circuit 50 is also responsive to set M of decimation control signals so as to provide a predetermined reset signal to counter 20 upon completion of a desired count sequence. Provision is also made for providing an externally derived master reset signal (not shown) which allows for suitably resetting the counter and additional circuitry of the decima tion filter upon the occurrence of predetermined events such as start of operations. Each respective one of multiplexers 401-419 is respon sive to predetermined combinations of set M of externally derived decimation-ratio select signals so as to produce a respective one of the normalized coefficient signals being supplied at each respective one of the N+S-1 output ports. Conventional Boolean logic gates such as AND, OR, and inverter gates 420-430 conveniently cooperate to provide such predetermined combinations. As will be explained below, in the exemplary embodiment of FIG. 6 , set M comprises a number of three decimation-ratio select signals Mo-M. For example, the predetermined combination of decimation-ratio select signals received by multiplexers 401 and 402 is conveniently provided by AND gate 420.
To facilitate understanding of the operation of normalizer mentations may conveniently provide such triangular "win-50 circuit 400, Table 1 is provided with reference to a decima dow' coefficients, for example, suitable "up/down" counters tion filter having an upper decimation ratio bound chosen so can be used in lieu of the "up" counter/inverter arrangement that 2-4096 (i.e., N=12); and having a lower decimation to generate the triangular "window'.
ratio chosen so that 2N=32 (i.e., S=8). It should be appreciated that these respective bounds for the decimation filter are chosen in the manner indicated in Table   1 only by way of example and not of limitation. As previ ously explained, since S corresponds to the number of different decimation ratios that the decimation filter pro vides, it can be shown that the number of decimation-ratio control signals in set M is chosen in general so that the following property is satisfied MMLocks-isol so that in the case of S=8, the number of control signals is three, previously designated as Mo M and M.
In Table 1 Table 1 , which correspond to a scaling factor of unity. For example, multiplexer 401 will supply the A signal at its output port Bo whenever the decimation-ratio select signals are in a state or condition such that each has a value corresponding to logic ONE, which correspond to a decimation ratio of 4096. For each remaining condition for signals Mo-M, multiplexer 401 will supply a zero at its output port Bo in accordance with the Bo column in Table 1 ; that is, multiplexer 401 conveniently provides a zero-fill function as illustrated in Table 1 . Similarly, multiplexer 402 will supply the B signal at its output port B whenever the decimation-ratio select signals are in the state or condition which corresponds to a decimation ratio of 4096. It can be shown that each remain ing multiplexer will provide at its respective output port normalized signals in accordance with Table 1 . It will be appreciated that output ports B-B are filled with Zeros since, for a decimation ratio of 4096, only output ports Bo-B are used to provide the N output signals from the inverter with a scaling factor of unity. For a decimation ratio of 2'-2048, which is the next available decimation-ratio selection in Table 1, those skilled in the art will appreciate that to achieve proper normaliza tion the normalizer circuit must provide a scaling factor of four, which is equivalent to shifting two places to the left the least significant bit of a binary representation. (FIG. 4) with each sigma-delta modulator output signal. Each AND gate 104 of the accu mulator has two input ports and an output port. A respective one of the two input ports is coupled to receive the output signal from multiplexer 102. The other AND gate 104 input port is coupled to receive a respective normalized coefficient signal (designated COEFO, COEFL1), and COEF2 in FIGS. 9A, 9B and 9C, respectively) from the normalizer circuit. It will be appreciated that the coefficient signal received by the last N-(S+1) (here 5) respective stages of the 2N (here 24) accumulator stages is simply set to zero since 5,548,540 11 the normalizer circuit is designed to supply only N+(S+1) (here 19) coefficient signals.
The output signal of AND gate 104 is supplied to one summand input port of a suitable full adder (FA) 106 having two summand input ports and a stun output port for sup plying respective cumulative masked output signals. Adder 106 is coupled to receive masked signals from AND gate 104 at a respective one of the summand input ports. Adder 106 has a carry-in input port for receiving a carry-in signal, if any, and a carry-out output port coupled to a subsequent of the 2N stages for passing a carry-out signal to the Subsequent stage, except the last stage wherein the carry-out output port is coupled to overflow detector 200 (FIG. 4) . It will be appreciated by those skilled in the art that depending on the decimation ratio selected, not every carry-in input port in the accumulator has to be enabled at each stage; thus, to reduce computational burden, a predetermined enabling signal CARRYEN, suitably combined in logical gates 107 and 1072, conveniently enables or disables predetermined ones of the carry-in input ports in the accumulator, depend ing on the decimation ratio being selected by the user.
In each stage, delay means, such as serially connected delay units 108-108, impart a respective delay to the cumulative masked output signals from adder 106. Each respective delay is imparted at predetermined cycles of a suitable delay unit clocking signal (not shown) being received at a suitable clock port of each delay unit and predeterminedly synchronized with the rate of arrival of the stream of quantized signals. It will be appreciated that the delay units cooperate to provide in a time multiplexed manner of operation respective filter output signals. For example, after a complete number of accumulator cycles during which a triangular "window' has been formed, the content of predetermined delay units is latched into a respective set of latching units 110 and 110 in response to a LATCH signal that pulses to ZERO from its normal ONE state (waveform being shown in FIG. 10) . It should now be appreciated that for the embodiment of FIG. 9 , such time multiplexed operation, conveniently allows for consecutive "windows' to overlap, (as shown in FIG. 8 ) resulting in the first zero of the triangular "window' filter occurring at the selected decimation frequency. A multiplexer 112 is coupled to respective delay means (e.g., 108 and 108) for providing two-separate feedback paths which are in turn selectively coupled to the other of the two summand input ports of adder 106 in response to a PIPE signal (waveform shown in FIG. 10) applied to multiplexer 112. It can be shown that this arrangement conveniently allows for computation of the As will be appreciated by those skilled in the art, a required decimation ratio may be determined based upon the desired bandwidth, assuming that a triangular "window' decimation filter embodiment is desirable. Although this particular embodiment of the invention implements a trian gular filter, it will be appreciated that a rectangular filter may likewise be implemented. (FIG. 4 and FIG.9 integer chosen so that 2' constitutes an upper decimation ratio bound of the decimation filter; and generating N+S-1 normalized signals upon predeterminedly shifting and zero filling respective ones of the generated N counter output signals (as described in the context of Table 1 and FIG. 6) , wherein S is a predetermined integer less than N correspond ing to a number of selectable decimation ratios provided by the decimation filter and chosen so that 2''' constitutes a lower decimation ratio bound of the decimation filter.
While only certain features of the invention have been illustrated and described herein, many modifications, sub stitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.
What is claimed is:
1. A decimation filter having a selectable decimation ratio for filtering at least one externally derived stream of quan tized electrical signals having a predetermined rate, said filter comprising: a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate predeterminedly normalized coefficient signal at each respective one of a plurality of output ports, said coefficient generator including a normalizer circuit for providing the separate normalized coefficient signal at each respective one of N+S-1 normalizer output ports wherein N is an integer chosen so that 2" constitutes an upper decimation ratio bound of said decimation filter, and S is an integer corresponding to a number of selectable decimation ratios provided by said decima tion filter and chosen so that 2''' constitutes a lower decimation ratio bound of said decimation filter, said N+S-1 normalizer output ports comprising the plurality of output ports of said coefficient generator;
and an accumulator coupled to said coefficient generator to receive each normalized coefficient signal generated therein, said accumulator further coupled to receive said at least one stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals. 2. A decimation filter having a selectable decimation ratio for filtering at least one externally derived stream of quan tized electrical signals having a predetermined rate, said filter comprising: a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate predeterminedly normalized coefficient signal at each respective one of a plurality of output ports, said coefficient generator comprising: an N-bit counter adapted to provide a separate counter output signal at each of N counter output ports in response to a predetermined counter clock signal, wherein N is a predetermined integer chosen so that 2 constitutes an upper decimation ratio bound of 4. The decimation filter of claim 3 wherein said plurality of multiplexers comprise circuitry to asynchronously gen erate the normalized coefficient signals.
5. The decimation filter of claim 3 wherein said plurality of multiplexers comprise circuit means to predeterminedly shift and zero-fill respective ones of the inverter output signals in response to the set of externally derived decima tion-ratio select signals so as to produce the normalized coefficient signals.
6. The decimation filter of claim 5 wherein said accumu lator comprises a 2N-bit accumulator.
7. The decimation filter of claim 6 wherein said accumu lator comprises a plurality of 2N stages each adapted to generate a respective one of 2N bits from said accumulator. delay means for imparting a respective delay to the cumulative masked output signals from said adder, multiplexing means for selectively coupling said delay means, in two separate feedback paths, to the other of said two summand input ports in response to a pipe signal applied to said multiplexing means; and a set of latching units respectively coupled to said delay means to provide in response to a latch clock signal a respective filtered output signal. 10. The decimation filter of claim 9 wherein said delay means comprises a plurality of respective delay units coupled in series.
11. The decimation filter of claim 10 wherein a first one of said delay units is coupled to directly receive the cumu lative output signal from said adder, and a final one of said delay units is selectively coupled to the other of said summand input ports through a respective one of said two feedback paths whenever the pipe signal reaches one of two predetermined levels.
12. The decimation filter of claim 11 wherein another one of said delay units is selectively coupled to the other of said summand input ports through the other of the two feedback paths whenever the pipe signal reaches the other of the two predetermined levels.
13. The decimation filter of claim 9 wherein separate sigma-delta modulators each respectively comprising a one bit modulator supplies each respective stream of quantized electrical signals to said signal-stream multiplexer.
14. The decimation filter of claim 2 further comprising an overflow detector coupled to said accumulator to detect an overflow condition in said accumulator, 15 . The decimation filter of claim 2 wherein N=12 and S=8.
16. A decimation filter having a selectable decimation ratio for filtering at least one externally derived stream of quantized electrical signals having a predetermined rate, said filter comprising: a coefficient generator responsive to a set of externally derived decimation-ratio select signals to provide a separate predeterminedly normalized coefficient signal at each respective one of a plurality of output ports; said coefficient generator comprising:
an N-bit counter adapted to provide a separate counter output signal at each of N counter output ports in response to a predetermined counter clock signal, wherein N is a predetermined integer chosen so that 2 constitutes an upper decimation ratio bound of said decimation filter;
an inverter circuit coupled to said N-bit counter to receive each counter output signal, said inverter responsive to an inverter control signal to selectively invert or not each received counter output signal; and a normalizer circuit coupled to receive each output signal from said inverter circuit and responsive to the set of externally derived decimation-ratio select sig nals to provide the separate normalized coefficient signals at each respective one of N+S-1 normalizer output ports, wherein S is a predetermined integer corresponding to a number of selectable decimation ratios provided by said decimation filter and chosen so that 2''' constitutes a lower decimation ratio izer output ports comprising the plurality of output ports of said coefficient generator; an accumulator coupled to said coefficient generator to receive each normalized coefficient signal generated therein, said accumulator further coupled to receive said at least one stream of quantized electrical signals so as to produce, upon masking with respective ones of the received normalized coefficient signals, a plurality of accumulator output signals; and an overflow detector coupled to said accumulator to detect an overflow condition in said accumulator. 17. The decimation filter of claim 16 wherein said nor malizer circuit comprises a plurality of multiplexers each respectively coupled to said inverter circuit to receive a respective set of inverter output signals, each respective one of said multiplexers being responsive to predetermined combinations of the set of externally derived decimation ratio selected signals so as to produce a respective one of the normalized coefficient signals being supplied at each respec tive one of the N+S-1 normalizer output ports.
18. The decimation filter of claim 17 wherein said plu rality of multiplexers are interconnected to predeterminedly shift and zero-fill respective ones of the inverter output signals in response to the set of externally derived decima tion-ratio select signals so as to produce the normalized coefficient signals.
19. The decimation filter of claim 18 wherein said plu rality of multiplexers comprises circuitry to asynchronously generate the normalized coefficient signals. a two-to-one multiplexer to selectively couple predeter mined ones of the delay units in two separate feedback paths to the other of said two summand input ports in response to a pipe signal applied to said two-to-one multiplexer; and a pair of latching units respectively coupled to predeter mined ones of the delay units to provide in response to a latch clock signal a respective filtered output signal.
26. The decimation filter of claim 25 wherein the set of delay units comprises four respective delay units coupled in SS. 27. The decimation filter of claim 26 wherein a first one of said delay units is coupled to directly receive the cumu lative output signal from said adder, and the fourth one of said delay units is selectively coupled to the other of said summand input ports through a respective one of the two feedback paths whenever the pipe signal reaches one of two predetermined levels.
28. The decimation filter of claim 27 wherein the third one of said delay units is selectively coupled to the other of said summand input ports through the other of the two feedback paths whenever the pipe signal reaches the other of the two predetermined levels. generating N counter signals wherein N is a predeter mined integer chosen so that 2" constitutes an upper decimation ratio bound; and generating N+S-1 normalized signals upon predeter minedly shifting and zero filling respective ones of the generated N counter signals wherein S is a predeter mined integer less than N corresponding to a number of selectable decimation ratios provided by said decima tion filter and chosen so that 2 constitutes a lower decimation ratio bound.
32. The method of claim 31 further comprising the steps of detecting and correcting any overflow condition during the accumulating step.
33. The method of claim 32 wherein said at least one stream of externally derived binary signals comprises a single bit signal stream from a one-bit sigma delta modu lator.
